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Abstract—The explanation of GaAs metal–semiconductor field-
effect transistor (MESFET) operation often involves the use of
simplistic analytical formulas, which serve to obscure the more
subtle physics of device action. We consider here a simple one-
dimensional (1-D) model for GaAs MESFET’s, which avoids
more confusing numerical modeling schemes, yet still facilitates
an analysis of the physical functionality of the device. The model
takes into account current saturation due to either velocity
saturation or channel pinch-off, the modulation of effective gate
length, and the series resistance of the regions beyond the gate.
The results of the model have been compared to experimental
data readily obtained from the literature, and the agreement has
been shown to be good.
Index Terms—Gallium arsenide (GaAs) modeling, I–V charac-
teristics, metal–semiconductor field-effect transistor (MESFET).
I. INTRODUCTION
ACOMMON approach to one-dimensionl (1-D) metal–semiconductor field-effect transistor (MESFET) model-
ing is to use device technological parameters to define some
characteristic values as a function of the gate-to-source voltage
and to include it in an empirical expression which describes the
drain current over the entire range of applied voltages [1]–[5].
In the model presented here, we have reduced the reliance on
empirical fitting schemes, and appealed to a physical model to
account for device modeling. The drain current is calculated
in the linear region by taking into account the dependence
of the effective gate length on the applied gate-to-source
voltages once the saturation velocity has been reached at the
drain side of the channel. The saturation region is modeled
through a calculation of the voltage drop across this region.
This approach allows one to evaluate the drain current after
velocity saturation has been reached and before pinch-off of
the channel has come into force. After pinch-off, the current
is approximated by the current that has the same slope with
respect to the drain-to-source voltage as the last current value
calculated before pinch-off.
II. THE 1-D MODEL
The model is based on the gradual channel approximation
[6], which states that the thickness of the depletion region
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at every point along the gate may be found by using
conventional 1-D equations for the Schottky barrier. This
approximation is valid when the derivative of the electric
field with respect to the coordinate along the channel is much
smaller than the derivative of the electric field in the depletion
region with respect to the coordinate perpendicular to the
channel. We also assume that the conducting channel is neutral
and that the space-charge region between the gate and the
channel is totally depleted. The boundary between the channel
and the depletion region is assumed to be sharp (in fact, the
transition region width is of the order of three Debye lengths
[1]). For simplicity, we consider uniform n-type doping in the
channel.
The electron drift velocity is modeled by
(1)
where is the low-field electron mobility, when the electric
field along the channel is smaller than the saturation
electric field . This represents one of the few empirical
approaches in the analysis, as full access to such data requires
the use of techniques such as Monte Carlo simulation [7].
The model can be made even more sophisticated by in-
cluding the effects of impurity concentration on electron drift
velocity. The model used here is outlined in [8] and is given by
(1 )
Typical values are given by cm /V s,
cm /V s, temperature in Kelvins 300 K,
cm ,
donor (acceptor) concentration in cm . This extra
level of complication (empirical in nature) is typically omitted
initially, and is considered to be a second-order effect. The
student can refine his/her initial model through incorporation
of (1 ) in later exercises. For the purposes of the following
discussion it will also be omitted.
The drift velocity saturates at and is given by
(2)
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Fig. 1. A schematic representation of the GaAs MESFET structure used in
this study. The coordinate system and relevant device dimensions are shown.
III. LINEAR MODE OPERATION
In the case where the longitudinal electric field everywhere
in the channel is smaller than the velocity saturation field ,
the drain-to-source current along the channel is given by
(3)
where is the electron charge, is the donor concentration
in the channel, is the gate width, is the full channel
thickness, and is the drift velocity at position . This is
analogous to the statement that , where
total mobile charge and is the velocity of mobile charge;
or, in other words, current density , where is
the total mobile charge density. The depletion-layer thickness
under the Schottky gate can be found from the solution
of Poisson’s equation [6] and it is equal to
(4)
where is the built-in voltage of the Schottky barrier, is
the gate voltage, and is the potential along the channel.
The pinch-off voltage is given by
(5)
where is the dielectric constant of GaAs. A schematic
representation of the MESFET is given in Fig. 1, where the
coordinate system and relevant device dimensions are shown.
Substituting (1) and (4) into (3) we obtain
(6)
Keeping in mind that and that the current
is constant along the channel, we integrate (6) from the source
side of the gate to the drain side of the gate .
After some rearrangement we obtain
(7)
where we assume that the potential at the source side of the
gate . The potential at the drain side of the gate
is equal to the drain voltage .
As (6) is valid everywhere in the channel, we can evaluate
it at to give
(8)
Eliminating from (7) and (8) we can find the electric
field for the given voltages and in a closed
form. In this way, we can simply check whether the MESFET
still operates in the linear mode, i.e., whether is smaller
than . If , the current can be calculated either
from (7) or (8).
IV. SATURATION-MODE OPERATION
After the electric field at the drain side of the gate has
reached , any further increase of the drain voltage causes
the point at which velocity saturation occurs to move toward
the source side of the gate. Let us define this point as
, where is the width of the saturation region.
Equation (6) is still valid in the linear region under the gate
( to ). Integrating this equation from to
we obtain (9) (shown at the bottom of this page), and
evaluating (6) at we obtain
(10)
where represents the voltage drop across the linear
region, which is related to the applied drain voltage through
(11)
and is the voltage drop across the saturation region
( to ).
(9)
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The relationship between the saturation region , and the
voltage has been examined elsewhere—the examination
of this would in itself be a useful class assignment—and is
given by [9]
(12)
Eliminating from (9) and (10), and substituting (11) and
(12) into the resulting equation, we can find or . There
is no closed-form solution for . After and are found
iteratively, either (9) or (10) may be used to obtain the current
in saturation.
The influence of the resistance of the region from the
source contact to the source side of the gate, and the resistance
of the drain region outside the gate is included through
(13)
(14)
where and represent the gate-to-source and drain-
to-source voltages, respectively. It is obviously necessary to
implement an iterative technique to obtain currents for given
values of and .
V. DIGRESSION
The gate should be smaller than the built-in voltage
of the Schottky barrier. Otherwise, the gate current be-
comes substantial and the – characteristics collapse.
The current in the linear mode will be positive if
where is the threshold voltage. If
, the depletion layer width is equal to the full channel height
and the channel is pinched off. At the onset of pinch-off of
the channel, according to the gradual channel approximation,
the current saturates and remains constant even if the drain
voltage increases. This also means that the output resistance,
, reaches infinity above pinch-off.
Because of the low-saturation electric field , the current
for a GaAs MESFET, whose gate length 1 m
for example, saturates initially due to velocity saturation. If
the drain voltage increases above this point, the pinch-off
mechanism comes into force. The use of the constant current
approximation after pinch-off does not appear to be the best
choice. We suggest approximating the current above pinch-off
with the current which possesses the same slope with respect
to as the last current value calculated prior to pinch-off.
Finally, it has been assumed that no electrons penetrate the
substrate. This is, in fact, an effect which is certainly known to
be pronounced at higher fields unless some precautions (e.g.,
a heterostructure buffer layer or buried p-layer) have been
undertaken. An increase of the drain current in the saturation
region is partially attributed to this effect [10].
TABLE I
THE DEVICE PARAMETERS USED IN [11]
Fig. 2. The results of the model for Vbi = 0.81 V and different values of o
(solid line: o = 4000 cm2/V  s, dashed line: o = 4500 cm2/V  s, circles:
experimental data). Other parameters as per Table I.
VI. RESULTS
The results of the model have been compared to experi-
mental data which are readily accessible to students in the
literature. As an example, a comparison is made with [11].
The device parameters used therein are outlined in Table I.
The value of 0.72 V does not allow calculation of
the current for 0.8 V, because should be smaller
than the Schottky-barrier height. Thus in the following
calculations we used 0.81 V, in accordance with
experimentally determined values of , which are usually
in the region 0.8–0.9 V for n-type GaAs due to Fermi-level
pinning [12]. Furthermore, we tested different values of
because 2500 cm /V s is a fairly low estimation
when compared to the long-sample low-field mobility (7500
cm /V s at 300 K). We used 4000 cm /V s and
4500 cm /V s (see Fig. 2). As mentioned in [11], the
nominal gate length was actually 1 m. Thus we tried the
following parameters: 1 m, 0.81 V, 7500
cm /V s (see Fig. 3). We also compared the model with
experimental data given in [2]. The device parameters used
in this reference are shown in Table II. The experimental
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Fig. 3. The results of the model for LG = 1 m, Vbi = 0.81 V, and o =
7500 cm2/V  s (solid line: model, circles: experiment). Other parameters as
per Table I.
TABLE II
THE DEVICE PARAMETERS USED IN [2] 
 The channel thickness A has been determined from a pinch-off
voltage Vpo = 5.3 V.
Fig. 4. Comparison of experimental data with the model for device param-
eters given in Table II (solid line: model, circles: experiment).
data and the results of our model are good, and are shown
in Fig. 4. However, it can be seen that the current saturates
slightly more smoothly than predicted by the model.
The agreement with experiment is very reasonable, given
the gross simplifications concomitant with 1-D modeling.
Although the model is probably not useful for devices with
1 m, it still serves as a useful learning and pedagogical
exercise for the student. Indeed, the shortcomings of this model
are used as a springboard for further investigation of submi-
crometer modeling, including the efficacy of numerical
modeling, short-channel effects, etc. It should also be noted
that complete MESFET models are given in PSpice , are
described in [12] and [13], and can also be used for comparison
with the physical model developed here.
VII. CONCLUSION
We have described a new 1-D physical model to allow
advanced students gain an insight into the more subtle aspects
of GaAs MESFET behavior. The model takes into account
current saturation due to either velocity saturation or channel
pinch-off, the modulation of the effective gate length for
operation in the linear region, and the series resistance of
the regions beyond the gate. The results of the model have
been compared to available experimental data, and agreement
has been shown to be good for devices with 1 m.
One of the major advantages of this model is that confusing
numerical schemes in the calculation of – characteristics
have been avoided. A further exercise could engage the
student in observing/explaining the eventual breakdown of the
model for submicrometer devices. This can be used as a
motivation for the necessity of performing intensive two- and
three-dimensional modeling for such devices.
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